

What is claim d is:

- See C1*
1. A nonvolatile semiconductor memory device comprising a plurality of memory elements formed in the vicinity of the surface of a substrate, a plurality of word lines for driving the memory elements, and a plurality of bit lines,
- each of said plurality of memory elements including:
- a semiconductor channel forming region formed in the vicinity of the surface of the substrate,
- a source region in contact with the channel forming region in the vicinity of the surface of the substrate,
- a drain region in contact with the channel forming region at a position facing the source region in the vicinity of the surface of the substrate,
- a gate insulating film including a tunnel insulating film formed on the channel forming region,
- a conductive gate electrode formed on the gate insulating film, and
- a charge storing means which is provided in the tunnel insulating film and in the gate insulating film and is planarly dispersed to the other neighbor charge storing means in the gate insulating film;
- a gate electrode of the plurality of memory

Time	Lat	Long	Alt	Temp	Hum	Wind	Dir	Speed	Pressure	Clouds	Remarks
0000	10° 00' N	155° 00' W	1000	25.0	80	10	090	10	1013.2	0	Clear
0100	10° 00' N	155° 00' W	1000	24.5	78	10	090	10	1013.2	0	Clear
0200	10° 00' N	155° 00' W	1000	24.0	76	10	090	10	1013.2	0	Clear
0300	10° 00' N	155° 00' W	1000	23.5	74	10	090	10	1013.2	0	Clear
0400	10° 00' N	155° 00' W	1000	23.0	72	10	090	10	1013.2	0	Clear
0500	10° 00' N	155° 00' W	1000	22.5	70	10	090	10	1013.2	0	Clear
0600	10° 00' N	155° 00' W	1000	22.0	68	10	090	10	1013.2	0	Clear
0700	10° 00' N	155° 00' W	1000	21.5	66	10	090	10	1013.2	0	Clear
0800	10° 00' N	155° 00' W	1000	21.0	64	10	090	10	1013.2	0	Clear
0900	10° 00' N	155° 00' W	1000	20.5	62	10	090	10	1013.2	0	Clear
1000	10° 00' N	155° 00' W	1000	20.0	60	10	090	10	1013.2	0	Clear
1100	10° 00' N	155° 00' W	1000	19.5	58	10	090	10	1013.2	0	Clear
1200	10° 00' N	155° 00' W	1000	19.0	56	10	090	10	1013.2	0	Clear
1300	10° 00' N	155° 00' W	1000	18.5	54	10	090	10	1013.2	0	Clear
1400	10° 00' N	155° 00' W	1000	18.0	52	10	090	10	1013.2	0	Clear
1500	10° 00' N	155° 00' W	1000	17.5	50	10	090	10	1013.2	0	Clear
1600	10° 00' N	155° 00' W	1000	17.0	48	10	090	10	1013.2	0	Clear
1700	10° 00' N	155° 00' W	1000	16.5	46	10	090	10	1013.2	0	Clear
1800	10° 00' N	155° 00' W	1000	16.0	44	10	090	10	1013.2	0	Clear
1900	10° 00' N	155° 00' W	1000	15.5	42	10	090	10	1013.2	0	Clear
2000	10° 00' N	155° 00' W	1000	15.0	40	10	090	10	1013.2	0	Clear
2100	10° 00' N	155° 00' W	1000	14.5	38	10	090	10	1013.2	0	Clear
2200	10° 00' N	155° 00' W	1000	14.0	36	10	090	10	1013.2	0	Clear
2300	10° 00' N	155° 00' W	1000	13.5	34	10	090	10	1013.2	0	Clear

10

a charge storing means, formed in the gate insulating film, and facing to the surface of the channel forming region.

20

25

4. A nonvolatile semiconductor memory device

ci
A
according to claim 1, wherein the gate insulating film comprises a Pool-Frenkel (PF) type film including any one of a nitride film, an oxynitride film, and aluminum oxide film, a tantalum pentaoxide film and a BST (BaSrTiO_3) film, having ^aan PN type electroconductivity.

5
5. A nonvolatile semiconductor memory device according to claim 4, wherein the gate insulating film includes a buffer layer formed between the FN tunneling film and the PN film.

10
EI
6. A nonvolatile semiconductor memory device according to claim 1, further comprising:
a pull-up electrode in the vicinity of the gate electrode or a wiring layer connected to the gate electrode, via a dielectric film; and

15
a pull-up gate bias means for applying a voltage to the pull-up electrode.

7. A nonvolatile semiconductor memory device according to claim 6, wherein

A
a plurality of gate electrodes of the plurality
20 of memory transistors are connected to a plurality of word lines, and

A
a selected transistor is connected between the pull-up gate bias means and the pull-up electrode, said pull-up gate bias means supplying a voltage having a polarity ^{the as} same to a polarity of a boosting voltage for
25

boosting the precharged word line by a capacitance coupling.

E1
8. A nonvolatile semiconductor memory device according to claim 6, wherein the pull-up electrode is
5 arranged in the vicinity of an upper portion of the gate electrode or a connection layer connected to the gate electrode, via the dielectric film.

9. A nonvolatile semiconductor memory device according to claim 1, wherein each memory transistor
10 comprises a source region contracted to the channel forming region, and a drain region spaced to the source region and contacted to the channel forming region,

wherein a plurality of gate electrodes of the plurality of memory transistors are connected to a
15 plurality of word lines,

wherein the source region and drain region of each memory transistor are connected to a common line in a bit direction, electrically insulated to and
A intersecting to the word line, and

20 wherein said nonvolatile semiconductor memory device further comprises

a write inhibit voltage supply means for supplying a reverse-biased voltage to the source region and/or the drain region of the memory transistor the gate
25 electrode of which is connected to the word line selected

667011-9207E-00
02

at a writing, through the common line, to make the source region and/or the drain region in a reverse-biased state to the channel forming region, and

a non-selected word line biasing means for
5 supplying a voltage to a non-selected word line at the writing, a polarity of the voltage being a polarity making the non-selected word line in a reverse biased state to the channel forming region.

10 10. A nonvolatile semiconductor memory device according to claim 9, wherein the write inhibit voltage supply means supplies the reverse bias voltage to the source region and/or the drain region to make a bias-a voltage of the memory transistor connected to the selected word line to thereby prevent an erroneous write
15 and/or an erroneous erase.

20 11. A nonvolatile semiconductor memory device according to claim 9, wherein the non-selected word line biasing means supplies a voltage having a polarity for reverse-biasing to the non-selected word line to make a bias-a voltage of the memory transistor connected to the non-selected word line to thereby prevent an erroneous write and/or an erroneous erase.

25 12. A nonvolatile semiconductor memory device according to claim 9, wherein the non-selected word line biasing means biases the gate electrode to the source

E1 region so that a voltage of the gate electrode becomes a low level equal or lower than an inhibit gate voltage.

13. A nonvolatile semiconductor memory device according to claim 9, wherein when the reverse bias voltage is supplied to the channel forming region while the gate electrode and the channel forming region of the memory transistor are kept at a same potential level, depletion layers extend from the source region and drain region to the channel forming region to merge them.

10 14. A nonvolatile semiconductor memory device according to claim 9, wherein the gate length of the memory transistor is shorter than a gate length given by, when the reverse bias voltage is supplied while the gate electrode and the channel forming region are kept at a same potential level, merged depletion layers extended from the source region and the drain region to the channel forming region.

15 15. A nonvolatile semiconductor memory device according to claim 1, wherein each memory transistor comprises a source region contacted to the channel forming region, and a drain region spaced to the source region and contacted to the channel forming region, and wherein said nonvolatile semiconductor memory device comprises

25 a source line commonly connecting the plurality

SECRET

a word line commonly connecting the plurality of gate electrodes of the plurality of memory transistors in a word direction,

5 a selected memory transistor being connected between the sub source line and the main source line and between the sub bit line and the main bit line.

17. A nonvolatile semiconductor memory device according to claim 1, wherein the plurality of memory transistors are connected in series between a first
10 selected transistor connected to a bit line and a second selected transistor connected to a common potential line.

18. A nonvolatile semiconductor memory device according to claim 1, wherein each memory transistor comprises a source region contacted to the channel
15 forming region, and a drain region spaced to the source region and contacted to the channel forming region,

wherein said nonvolatile semiconductor memory device comprises

a plurality of element separation regions for
20 isolating the respective memory transistors by insulation,

a common line commonly connecting the source regions or the drain regions in a bit direction, and

a word line connecting the plurality of gate
25 electrodes in a word direction,

SECRET

does not have conductivity as a whole facing to the channel forming region when charges are not moved to the outside of the memory transistor.

21. A nonvolatile semiconductor memory device
5 according to claim 20, wherein the gate insulating film comprises

a tunneling insulating film formed on the channel forming region, and

10 a nitride film or an oxide nitride film, formed on the tunneling insulating film.

22. A nonvolatile semiconductor memory device according to claim 20, wherein the gate insulating film comprises

15 a tunneling insulating film formed on the channel forming region, and

conductors including small sized conductive material, formed on the tunneling insulating film as the charge storing means and isolated ^{from} each other.

23. A process of producing a nonvolatile
20 semiconductor memory device, including the steps of:

forming a drain region, a source region and a channel forming region arranged between the drain region and the source region and contacted to them;

forming a gate insulating film including a
25 charge storing means formed on and facing the surface of

SECRET-9207150

the channel forming region; and

forming a gate electrode on the gate insulating film,

said gate insulating film formation step including a step of forming a Fowler-Nordheim (FN) type tunneling film comprising material having an FN tunneling electroconductivity and having a dielectric constant larger than that of silicon oxide, and

said FN tunneling film forming step including a step of heating the FN tunneling film at a high temperature under an atmosphere of reduction gas and/or oxidation gas. *H₂, hydrogen*

24. A process of producing a nonvolatile semiconductor memory device according to claim 23, wherein the FN tunneling film comprises any one of a nitride film, an oxynitride film, and aluminum oxide film, a tantalum pentaoxide film and a BST (BaSrTiO₃) film, having an FN tunneling electroconductivity.

25. A process of producing a nonvolatile semiconductor memory device according to claim 23, further including a step of forming a buffer layer formed between the FN tunneling film and the channel forming region and suppressing an interface trap level, before forming the FN tunneling film.

26. A process of producing a nonvolatile

SECRET - 9207E460

27. A process of producing a nonvolatile semiconductor memory device according to claim 25, further including a step of forming a PN film on the FN tunneling film via the buffer layer, said PN film comprising any one of a nitride film, an oxynitride film, an aluminum oxide film, a tantalum pentaoxide film and a BST (BaSrTiO_3) film, having a PF electroconductivity.

a plurality of memory transistors formed in the substrate and arranged in a word direction and a bit direction; a pull-up electrode, each memory transistor including: a semiconductor channel forming region formed in the substrate; a gate insulating film formed on the semiconductor channel forming region and comprising a Fowler-Nordheim (FN) type tunneling film which has a FN type tunneling electroconductivity and contains material having a dielectric constant greater than that of silicon

oxid ; a gate electrode formed on the gate insulating film; and a charge storing means, formed in the gate insulating film, and facing to the surface of the channel forming region, said pull-up electrode in the vicinity of the gate electrode or a wiring layer connected to the gate electrode via a dielectric film,

said writing method including a step of applying a voltage to the pull-up electrode to raise a potential of the gate electrode.

29. A method of writing data into a nonvolatile semiconductor memory device, ^{according to Claim 28,} including a step of applying a program voltage equal or lower than 10V, to a gate electrode of the selected memory transistor.

30. A method of writing data into a nonvolatile semiconductor memory device, ^{according to claim 28,} wherein the pull-up electrode is capacitive-coupled to the gate electrode or the wiring layer connected to the gate electrode, via the dielectric film.

Sub A1
31. A process of producing a nonvolatile semiconductor memory device according to claim 28, wherein the FN tunneling film comprises any one of a nitride film, an oxynitride film, and aluminum oxide film, a tantalum pentaoxide film and a BST (BaSrTiO₃) film, having an FN tunneling electroconductivity.

32. A method of writing data into a nonvolatile

semiconductor memory device according to claim 28,
wherein the gate insulating film includes a buffer layer
formed between the FN tunneling film and the channel
forming region and suppressing an interface trap level.

A 5 33. A method of writing ^{data} ~~dat~~ into a nonvolatile
semiconductor memory device according to claim 28,
wherein the gate insulating film comprises a Pool-Frenkel
(PF) type film including any one of a nitride film, an
oxynitride film, and aluminum oxide film, a tantalum
10 pentaoxide film and a BST (BaSrTiO_3) film, having an PF
electroconductivity.

34. A method of writing data into a nonvolatile
semiconductor memory device according to claim 33,
wherein the gate insulating film includes a buffer layer
15 formed between the FN tunneling film and the PN film.

35. A method of writing data into a nonvolatile
semiconductor memory device according to claim 28,
including the steps of:

20 supplying a reverse-biased voltage to the
source region and/or the drain region of the memory
transistor the gate electrode of which is connected to
the word line selected at a writing, through the common
lin , to mak the source region and/or the drain region
in a reverse-biased state to the channel forming region,
25 and

supplying a voltage to a non-selected word line at the writing, a polarity of the voltage being a polarity making the non-selected word line in a reverse-biased state to the channel forming region.

5 36. A method of writing data into a nonvolatile semiconductor memory device according to claim 35, including a step of supplying the reverse-bias voltage to the source region and/or the drain region to make a bias
10 a voltage of the memory transistor connected to the selected word line to thereby prevent an erroneous write and/or an erroneous erase.

37. A method of writing data into a nonvolatile semiconductor memory device according to claim 35, including a step of supplying a voltage having a polarity
15 for reverse-biasing to the non-selected word line to make a bias a voltage of the memory transistor connected to the non-selected word line to thereby prevent an erroneous write and/or an erroneous erase.

38. A method of writing data into a nonvolatile
20 semiconductor memory device according to claim 35, including a step of biasing the gate electrode to the source region so that a voltage of the gate electrode becomes a low level equal or lower than an inhibit gate voltage.

25 39. A method of writing data into a nonvolatile

SECRET 920400

A

semiconductor memory device according to claim 35,
wherein when the reverse bias voltage is supplied to the
channel forming region, the gate electrode and the
channel forming region of the memory transistor are
5 applied by a same voltage.

40. A method of writing data into a nonvolatile
semiconductor memory device, wherein the reverse bias
voltage is applied to the source region via a source line
commonly connecting the source regions in the bit
10 direction, and/or, the drain region via a bit line
commonly connecting the drain regions in the bit
direction, and

wherein the voltage having a polarity for
reverse-biasing is applied via the word line commonly
15 connecting the gate electrodes in the word direction.

41. A method of writing data into a nonvolatile
semiconductor memory device according to claim 28,
wherein each memory transistor comprises a source region
contacted to the channel forming region, and a drain
20 region spaced to the source region and contacted to the
channel forming region,

and wherein said nonvolatile semiconductor
memory device comprises

a source line commonly connecting the plurality
25 of source regions of the plurality of memory transistors

SECRET

a bit line commonly connecting the plurality of drain regions of the plurality of memory transistors in the bit direction, and

42. A method of writing data into a nonvolatile semiconductor memory device according to claim 28, wherein each memory transistor comprises a source region contacted to the channel forming region, and a drain region spaced to the source region and contacted to the channel forming region,

sub source lines commonly connecting the plurality of source-regions of the plurality of memory transistors in a bit direction.

sub bit lines commonly connecting the plurality of drain regions of the plurality of memory transistors in the bit direction,

a main bit line commonly connecting the sub bit
25 line in the bit direction, and

a word line commonly connecting the plurality of gate electrodes of the plurality of memory transistors in a word direction,

A a selected memory transistors being connected
5 between the sub source and the main source line and between the sub bit line and the main bit line.

43. A method of writing data into a nonvolatile semiconductor memory device according to claim 28, wherein the plurality of memory transistors are connected
10 in series between a first selected transistor connected to a bit line and a second selected transistor connected to a common potential line.

44. A method of writing data into a nonvolatile semiconductor memory device according to claim 28,
15 wherein each memory transistor comprises a source region contacted to the channel forming region, and a drain region spaced to the source region and contacted to the channel forming region,

wherein said nonvolatile semiconductor memory
20 device comprises

a plurality of element separation regions for isolating the respective memory transistors by insulation,

a common line commonly connecting the source
25 regions or the drain regions in a bit direction, and

A

5

10

15

20

25

[illegible]

by a manner in the bit direction.

46. A method of writing data into a nonvolatile semiconductor memory device according to claim 28, wherein the charge storing means does not have conductivity as a whole facing to the channel forming region when charges are not moved to the outside of the memory transistor.

47. A method of writing data into a nonvolatile semiconductor memory device according to claim 46, wherein the gate insulating film comprises a tunneling insulating film formed on the channel forming region, and a nitride film or an oxide nitride film, formed on the tunneling insulating film.

48. A method of writing data into a nonvolatile semiconductor memory device according to claim 46, wherein the gate insulating film comprises a tunneling insulating film formed on the channel forming region, and conductors including small sized conductive material, formed on the tunneling insulating film as the charge storing means and isolated ^{from} each other.

49. A method of writing data into a nonvolatile semiconductor memory device according to claim 28, wherein a program voltage is applied to the gate

a voltage is applied to the pull-up electrode of the selected memory transistor.

the reverse-biasing voltage is applied to the source region and/or the drain region of the memory transistor connected to the selected word line,

a voltage is applied to the pull-up electrode.

a selected memory transistor connected to a selected word line is controlled in a non-conductive state when the voltage is applied to the pull-up electrode.

add CB